

21-21-00

EE318061312US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

A

Docket No. AUS000104US1

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of Inventor(s):
Jeffrey Allan WhaleyFor: **METHOD AND APPARATUS FOR HARDWARE OPTIMIZATION OF
GRAPHICS PIPELINE FUNCTIONS**

Enclosed are also:

- ☒ 29 Pages of Specification including an Abstract
☒ 6 Pages of Claims
☒ 12 Sheet(s) of Drawings
☒ A Declaration and Power of Attorney
☒ Form PTO 1595 and assignment of the invention to IBM Corporation

CLAIMS AS FILED

FOR	Number Filed		Number Extra		Rate		Basic Fee (\$690)
Total Claims	27	-20 =	7	X	\$ 18	=	\$126.00
Independent Claims	6	-3 =	3	X	\$ 78	=	\$234.00
Multiple Dependent Claims	0			X	\$260	=	\$
Total Filing Fee							= \$1050.00

- ☒ Please charge **\$1050.00** to IBM Corporation, Deposit Account No. 09-0447.
☒ The Commissioner is hereby authorized to charge payment of the following fees associated with the communication or credit any over payment to IBM Corporation, Deposit Account No. 09-0447. A duplicate copy of this sheet is enclosed.
☒ Any additional filing fees required under 37CFR § 1.16.
☒ Any patent application processing fees under 37CFR § 1.17.

Respectfully,

Mark E. McBurney

Reg. No. 33,114

Intellectual Property Law Dept.

IBM Corporation

11400 Burnet Road 4054

Austin, Texas 75758

Telephone: (512) 823-1003

04/20/00
jc696 U.S. PTOjc690 U.S. PTO
09/552857
04/20/00

IBM CORPORATION
 DEPARTMENT OF RESEARCH
 11400 BURNET ROAD
 AUSTIN, TEXAS 75758
 (512) 823-1003

Docket No. AUS000104US1

**METHOD AND APPARATUS FOR HARDWARE OPTIMIZATION
OF GRAPHICS PIPELINE FUNCTIONS**

BACKGROUND OF THE INVENTION

1. Technical Field:

The present invention relates generally to an improved data processing system and in particular to a method and apparatus for processing data. Still more particularly, the present invention provides a method and apparatus for processing graphics data.

2. Description of Related Art:

Data processing systems, such as personal computers and work stations, are commonly utilized to run computer-aided design (CAD) applications, computer-aided manufacturing (CAM) applications, and computer-aided software engineering (CASE) tools. Engineers, scientists, technicians, and others employ these applications daily. These applications involve complex calculations, such as finite element analysis, to model stress in structures. Other applications include chemical or molecular modeling applications. CAD/CAM/CASE applications are normally graphics intensive in terms of the information relayed to the user. Data processing system users may employ other graphics intensive applications, such as desktop publishing applications. Generally, users of these applications require and demand that the data processing systems be able to provide extremely fast graphics information.

The processing of a graphics data stream to provide

Docket No. AUS000104US1

a graphical display on a video display terminal requires an extremely fast graphics system to provide a display with a rapid response. In these types of graphics systems, primitives are received for processing and display. A primitive is a graphics element that is used as a building block for creating images, such as, for example, a point, a line, an arc, a cone, or a sphere. A primitive is defined by a group of one or more vertices. A vertex defines a point, an end point of an edge, or a corner of a polygon where two edges meet. Data also is associated with a vertex in which the data includes information, such as positional coordinates, colors, normals, and texture coordinates. Commands are sent to the graphics system to define how the primitives and other data should be processed for display.

Within these graphics systems, a graphics pipeline is used to process this graphics data. With a pipeline, the graphics data processing is partitioned into stages of processing elements in which processing data may be executed sequentially by separate processing elements. These processing elements will incorporate many mathematical equations used to process the graphics data used for display. When implementing these equations in hardware, it is desirable to reduce the size and complexity of the operations performed by the processing elements to efficiently use the hardware resource.

Therefore, it would be advantageous to have an improved method and apparatus for implementing graphics functions in processing elements, such that the complexity and size of the functions are minimized.

Docket No. AUS000104US1

SUMMARY OF THE INVENTION

The present invention provides a method and apparatus for optimizing processing of graphics data. An equation for use in processing graphics data is simplified by identifying variables in the equation that remain constant over a set of repeated operations. This simplified equation is implemented in a processing unit containing logic units, wherein the logic units are used to perform a graphics operation in which a set of constants is required for the graphics operation. A first set of connections is present in which these connections connect the logic units to each other, wherein the first set of connections are used to configure the plurality of logic units to determine the set of constants. A second set of connections connecting the logic units is present. This set of connections is used to configure the logic units to perform the graphics operation in which the graphics operation using the constants determined through the first set of connections.

Docket No. AUS000104US1

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, further objectives and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figure 1 is a pictorial representation of a data processing system in which the present invention may be implemented in accordance with a preferred embodiment of the present invention;

Figure 2 is a block diagram of a data processing system in accordance with a preferred embodiment of the present invention;

Figure 3 is a block diagram of a geometry engine in accordance with a preferred embodiment of the present invention;

Figure 4 is a logic diagram of a fog factor generation unit in accordance with a preferred embodiment of the present invention;

Figure 5 is a diagram of data flow used to calculate constant1, constant2, and constant3 for a fog operation in accordance with a preferred embodiment of the present invention;

Figure 6 is a diagram of data flow used to calculate constant4 and constant5 for a fog operation in accordance with a preferred embodiment of the present invention;

Figure 7 is a diagram of data flow used to calculate

Docket No. AUS000104US1

constant6 and constant7 for a fog operation in accordance with a preferred embodiment of the present invention;

Figure 8 is an illustration of data flow used to calculate an OpenGL linear mode fog factor in accordance with a preferred embodiment of the present invention;

Figure 9 is a dataflow diagram used to calculate a graPHIGS linear mode fog factor in accordance with a preferred embodiment of the present invention;

Figure 10 is a logic diagram of a viewport transformation unit in accordance with a preferred embodiment of the present invention;

Figure 11 is an illustration of data flow used to calculate a Zconstant1 and a Zconstant2 for use in a viewport transformation operation in accordance with a preferred embodiment of the present invention;

Figure 12 is an illustration of data flow used to calculate a Zconstant3 and a Zconstant4 for use in a viewport transformation operation in accordance with a preferred embodiment of the present invention; and

Figure 13 is an illustration of data flow used to perform a viewport transformation operation in accordance with a preferred embodiment of the present invention.

Docket No. AUS000104US1

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

With reference now to the figures and in particular with reference to **Figure 1**, a pictorial representation of a data processing system in which the present invention may be implemented is depicted in accordance with a preferred embodiment of the present invention. A computer **100** is depicted which includes a system unit **110**, a video display terminal **102**, a keyboard **104**, storage devices **108**, which may include floppy drives and other types of permanent and removable storage media, and mouse **106**. Additional input devices may be included with personal computer **100**, such as, for example, a joystick, touchpad, touch screen, trackball, microphone, and the like. Computer **100** can be implemented using any suitable computer, such as an IBM RS/6000 computer or IntelliStation computer, which are products of International Business Machines Corporation, located in Armonk, New York. Although the depicted representation shows a computer, other embodiments of the present invention may be implemented in other types of data processing systems, such as a network computer. Computer **100** also preferably includes a graphical user interface that may be implemented by means of systems software residing in computer readable media in operation within computer **100**.

Turning next to **Figure 2**, a block diagram of a data processing system is depicted in accordance with a preferred embodiment of the present invention. Data processing system **200** is an example of components used in

Docket No. AUS000104US1

a data processing system, such as computer **100** in **Figure 1**. Data processing system **200** employs a bus **202** in the form of a peripheral component interconnect (PCI) local bus architecture. Although the depicted example employs a PCI bus, other bus architectures such as Accelerated Graphics Port (AGP) and Industry Standard Architecture (ISA) may be used. Processing unit **204**, memory **206**, and graphics adapter **208** are connected to bus **202** in these examples. Processing unit **204** includes one or more microprocessors in the depicted example.

Graphics adapter **208**, in this example, processes graphics data for display on display device **210**. The graphics data is received from applications executed by processing unit **204**. Graphics adapter **208** includes a raster engine **212**, a geometry engine **214**, a frame buffer **216**, and a video controller **218**. Raster engine **212** receives the graphics data from the application. In these examples, raster engine **212** contains the hardware and/or software used to rasterize an image for display. Raster engine **212** is used to turn text and images into a matrix of pixels to form a bit map for display on a screen. In the depicted example, raster engine **212** sends the received graphics data to geometry engine **214**, which provides the functions for processing primitives and other graphics data to generate an image for raster engine **212** to process. The processed data is then passed back to raster engine **212**. The mechanisms of the present invention are located in geometry engine **214** in these examples.

Frame buffer **216** is an area of memory used to hold a frame of data. Frame buffer **216** is typically used for

Docket No. AUS000104US1

screen display and is the size of the maximum image area on the screen. Frame buffer **216** forms a separate memory bank on graphics adapter **208** to hold a bit map image while it is "painted" on a screen. Video controller **218** takes the data in frame buffer **216** and generates a display on display **210**. Typically, video controller **218** will cycle through frame buffer **216** one scan line at a time.

Turning now to **Figure 3**, a block diagram of a geometry engine is depicted in accordance with a preferred embodiment of the present invention. Geometry engine **300**, in this example, includes a geometry unit **302**, a raster interface unit **304**, and a raster interface unit **306**. Data is received by raster interface unit **304** for processing within geometry unit **302**. The data is received from a raster engine, such as raster engine **210** in **Figure 2**. Processed data is returned to the raster engine using raster interface unit **306**. The mechanism of the present invention is implemented within the processing elements in geometry unit **302**. Specifically, the processing elements implement equations in hardware to process graphics data. The mechanism of the present invention reduces the complexity of the hardware by optimizing the equations in a simpler form and implementing these simplified equations in the processing elements.

Geometry unit **302**, in this example, is a graphics pipeline containing a set of processing elements, which include a vertex packer unit **308**, a normal/model view transformation unit **310**, a normalize unit **312**, a texture coordinate generation unit **314**, a lighting unit **316**, a

Docket No. AUS000104US1

texture/projection transformation unit **318**, a clipping unit **320**, a fog factor generation unit **322**, a perspective divide unit **324**, a viewport transformation unit **326**, and a vertex funnel unit **328**.

Vertex packer unit **308** is the top stage of a geometry unit and assembles attribute fields for a vertex. A vertex defines a point, an end point of an edge, or a corner of a polygon where two edges meet. Each vertex contains every possible fragment of data used by any stage in the geometry pipeline. These fragments are data, such as, for example, positional coordinates, colors, normals, and texture coordinates. Normal/model view transformation unit **310** is used to transform object coordinates into the world-coordinate system. XYZ vertices, normals, and texture coordinates are transformed before their coordinates are used to produce an image in the frame buffer. This function is performed by transforming the vertices of each polygon with a single transformation matrix that is the concatenation of the individual modeling transformation matrices.

Normalize unit **312** performs normalization function of vertices that have been transformed. Places each vertex back into a normal with reference to a single decimal point. In other words, the normalize unit removes any skewing caused by matrix multiplication in normal/model view transformation unit **310**. Texture coordinate generation unit **314** generates texture coordinates used for displaying texture for a primitive. Texture coordinate generation unit **314** calculates texture values for each texture coordinate by transforming from one coordinate system into one required for the texture

Docket No. AUS000104US1

coordinate. Texture coordinates associated with a vertex may either be taken from the current texture coordinates or generated according to a function dependent on vertex coordinates.

Lighting unit **316** computes shading and colors for each vertex. The lighting unit applies lighting models or shading models to a vertex, which may take into account factors, such as ambient light, diffuse reflection, and specular reflection. The shading may be determined using various processes, such as constant, Gouraud, or Phong. Texture/projection transformation unit **318** changes the form or shape of a primitive.

Clipping unit **320** identifies a portion of a primitive lying within a clip region. A clip region is typically either a window on a screen or a view volume. Fog factor generation unit **322** is used to make an object less visible as it is further away from the viewpoint. Typically, mist is generated in front of the object as the object is located further and further away from the viewpoint.

Perspective divide unit **324** is used to generate normalized device coordinates from the incoming coordinates. This unit takes coordinates from fog factor generation unit **322** and divides them by w to generate normalized device coordinates for use by viewpoint transformation unit **326**. Viewpoint transformation unit **326** takes primitives in normalized device coordinates and transforms them to window coordinates. Device coordinates are coordinates used by the adapter to display images. Normalized device coordinates are device coordinates that are normalized to between 0 and 1.

Docket No. AUS000104US1

Vertex funnel unit **328** takes fragments of vertices and places them on a bus for use by the raster interface unit. In this example, the fragments are funneled into a 64-bit data word for transfer on the bus.

The present invention provides an improved method and apparatus for implementing graphics functions in processing elements. This advantage includes increased performance through the reduction in size and complexity of the hardware and operations used to perform the functions. The optimization of these processing elements involves identifying variables that are essentially constant over a number of operations in a processing element and using these identifications to simplify equations for functions. The simplified equations require less logic and less time to perform in a processing element. In these cases, the identified variables are typically constant for a long period of time. Multiple calculations may be performed in the processing element using the same constants.

The mechanism of the present invention may be implemented in any of the processing elements in a graphics pipeline. Examples using fog factor generation unit **322** and viewport transformation unit **326** are described below.

A graphics data stream primarily consists of two types of elements, which are commands and vertex data. Commands are used to set state and processing attributes. Vertex data has various transformations applied before being rendered to the screen. The vertex data comprises the vast majority of the data being sent through the graphics system. The present invention recognizes that

Docket No. AUS000104US1

many of the attributes that are set with a command will remain essentially constant for many operations over a long period of time. This situation allows for manipulation of a pipeline equation for implementation in a processing element.

The linear mode fog equation for the OpenGL pipeline is defined as:

$$\text{Fog} = (\text{End} - |Z_E|) / (\text{End} - \text{Start})$$

The variable End is a far distance value, the variable Start is a near distance value, and Z_E is the eye-coordinate distance between the viewpoint and the fragment center value. The End and Start are used to define distances in which fogging is to occur. More information on OpenGL and various OpenGL defined functions may be found in *The OpenGL Graphics System: A Specification (Version 1.2)*, which is available from Silicon Graphics, Inc., 2011 North Shoreline Boulevard, Mountain View, California 94039-7311. OpenGL is a trademark of Silicon Graphics, Inc.

At first glance, this equation appears to consist of three arithmetic operations, which are two subtractions and one division. However, the division operation is actually implemented in hardware as the reciprocal of the denominator multiplied by the numerator. Therefore, the equation actually consists of four arithmetic operations.

In the context of OpenGL linear fog operations, the Start and End variables are essentially constant. This allows the equation to be reduced as follows:

Docket No. AUS000104US1

```
constant1=End-Start
constant2=1/constant1
constant3=End*constant2
```

```
Fog=(End-|ZE|) / (End-Start)
    =(End-|ZE|) / constant1
    =(End-|ZE|) * constant2
    =End*constant2-|ZE|*constant2
    =constant3-|ZE|*constant2
```

By precalculating the constants and storing constant2 and constant3 for later use, the original equation is now reduced to a simple slope equation, which requires two arithmetic operations. The constants do not need to have dedicated arithmetic units; the pipeline is temporarily suspended when the command is processed that sets Start and End, and the constants are calculated using shared units.

Similarly, the linear mode fog equation for the GRAPHIGS pipeline can be reduced as follows when one knows that upper scale factor (USF) and lower scale factor (LSF) remain essentially constant. USF serves as an upper clamp while the LSF serves as a lower clamp for the calculation.

```
constant1=End-Start
constant2=1/constant1
constant3=End*constant2
constant4=USF-LSF
constant5=constant2*constant4
```

Docket No. AUS000104US1

constant6=constant3*constant4

constant7=constant6+LSF

$$\begin{aligned} \text{Fog} &= [(\text{End}-\text{Z}) / (\text{End}-\text{Start})] * (\text{USF}-\text{LSF}) + \text{LSF} \\ &= [(\text{End}-\text{Z}) / \text{constant1}] * (\text{USF}-\text{LSF}) + \text{LSF} \\ &= [(\text{End}-\text{Z}) * \text{constant2}] * (\text{USF}-\text{LSF}) + \text{LSF} \\ &= (\text{End} * \text{constant2} - \text{Z} * \text{constant2}) * (\text{USF}-\text{LSF}) + \text{LSF} \\ &= (\text{constant3} - \text{Z} * \text{constant2}) * (\text{USF}-\text{LSF}) + \text{LSF} \\ &= (\text{constant3} - \text{Z} * \text{constant2}) * \text{constant4} + \text{LSF} \\ &= \text{constant3} * \text{constant4} - \text{Z} * \text{constant2} * \text{constant4} + \text{LSF} \\ &= \text{constant6} - \text{Z} * \text{constant5} + \text{LSF} \\ &= \text{constant7} - \text{Z} * \text{constant5} \end{aligned}$$

This manipulation of the equations for generating a fog factor provides much more savings by reducing a formula with seven arithmetic operations down to two. With this reduction in operations, the complexity of a processing element, such as fog factor generation unit **322** in **Figure 3**, implementing these equations may be reduced.

With reference next to **Figure 4**, a logic diagram of a fog factor generation unit is depicted in accordance with a preferred embodiment of the present invention. Fog factor generation unit **400** is an example implementation of fog factor generation unit **322** in **Figure 3**. Fog factor generation unit **400** includes multiple modes of operation. One mode of operation is used for the fog factor calculation, while other modes of operation are used to determine constants for use in performing the fog factor calculation. In this example, fog factor generation unit **400** may be used to implement

Docket No. AUS000104US1

linear mode fog operations for OpenGL and graphIGS, as well as OpenGL exponential and exponential squared mode fog operations. Some of these operations are implemented using linear mode equations for OpenGL and graphIGS as described above.

Fog factor generation unit **400** includes multiplexers **402**, **404**, **406**, and **408** to receive and select data for fog operations. Latches **410**, **412**, **414**, and **416** are used to hold the data received by the multiplexers. Multiplexer **402** is configured to receive a value for the variable density, as well as values generated from other components within fog factor generation unit **400**. Multiplexer **404** is configured to receive values for the variables End and Z, as well as values from other components within fog factor generation unit **400**. Multiplexer **406** is configured to receive values for the variables End and upper scale factor (USF), as well as values from other components within fog factor generation unit **400**. Multiplexer **408** is configured to receive values for the variables Start and lower scale factor (LSF), as well as values from other components within fog factor generation unit **400**.

Fog factor generation unit **400** includes a multiplication unit **418**, multiplication unit **420**, addition unit **422**, and reciprocal unit **424**. Multiplication units **418** and **420** are used to multiply values input into these units. Addition unit **422** adds values, while reciprocal unit **424** generates the reciprocal of a value input into this unit.

Hold unit **426** is used to hold values prior to the

Docket No. AUS000104US1

values being placed into registers **428**. Hold unit **426** may receive new values for another fog operation and hold those values until the current operation using values in register **428** has been completed. In these examples, registers **428** are used to hold values.

Exponent unit **430** is used to hold an exponent, which, in this example, is generated through the input of a density value and a Z value into multiplexers **402** and **404**, respectively. In these examples, the density is the fog density and is equal to or greater than 0. These values are multiplied to form an exponent held by exponent unit **430**. Index unit **432** calculates an index into lookup unit **434** based on the value generated by multiplication unit **418** receiving the values for density and Z. In these examples, Z is received as an absolute value by multiplication unit **418**. The absolute value may be obtained as part of a function provided by multiplexer **404**. The result of calculating an index into lookup unit **434** provides a slope **436** and an intercept **438**. These values are used in fog calculations depending on the particular mode of operation present in fog factor generation unit **400**.

Next, first-in-first-out (FIFO) units **440**, **442**, and **444** are used to hold data prior to the data being sent to the next processing element, such as clipping unit **320** in **Figure 3**. Clamp unit **446** receives the fog factor generated in fog factor generation unit **400** and cuts off the result to provide a signed 16 bit value prior to the factor being output. In this example, the clamp is a 4.12 fixed point clamp in which 1 signed bit, integer

Docket No. AUS000104US1

bits and 12 decimal bites are present. Constant unit **448** is used to hold constant2, constant unit **450** is used to hold constant3 and constant5, and constant unit **452** is used to hold constant4 and constant7. The data flows illustrated in these examples are for the linear mode fog factors.

With reference now to **Figure 5**, a diagram of data flow used to calculate constant1, constant2, and constant3 for a fog operation is depicted in accordance with a preferred embodiment of the present invention. In **Figure 5**, fog factor generation unit **400** is in a mode of operation used to calculate constants used in a fog factor operation.

In this example, constant1 may be determined by generating a negative value for Start using multiplexer 408 and adding that value with the value for End selected by multiplexer **406** in addition unit **422**. The output of addition unit **422** is sent to reciprocal unit **424** to generate constant2, which is the reciprocal of constant1. This value is stored in constant unit **448**. This data flow is illustrated by paths **500**, **502**, and **504**. Constant3 is generated by multiplexer **404** selecting the value for variable End and multiplexer **402** selecting the value for constant2 from constant unit **448**. These values are multiplied by multiplication unit **418** with the resulting value being stored in constant unit **450**. The data flow for this operation is illustrated by paths **506**, **508**, and **510**.

Turning next to **Figure 6**, a diagram of data flow used to calculate constant4 and constant5 for a fog

Docket No. AUS000104US1

operation is depicted in accordance with a preferred embodiment of the present invention. In this mode of operation, the calculation of constant4 begins with multiplexer **406** and multiplexer **408** receiving values for the variables USF and LSF. These values are summed or added by addition unit **422** with the result being stored in constant unit **452** as constant4. The data flow for this operation is illustrated by paths **600**, **602**, and **604**.

The determination of constant5 begins with the selection of constant2 from constant unit **448** and constant 4 from constant unit **452** for multiplication by multiplication unit **418** using multiplexers **402** and **404** to select these values. The data flow for this operation is illustrated by paths **606**, **608**, and **610**.

Turning next to **Figure 7**, a diagram of data flow used to calculate constant6 and constant7 for a fog operation is depicted in accordance with a preferred embodiment of the present invention. In this mode of operation, the calculation of constant6 begins with a selection of constant3 from constant unit **450** and a selection of constant4 from constant unit **452** using multiplexers **402** and **404**. These values are multiplied by multiplication unit **418** to generate constant6. In this example, constant6 is not stored in a register because it is used immediately to generate constant7. The generation of constant6 is illustrated through paths **700** and **702**. Constant7 is generated by selecting the output of multiplication unit **418** and the LSF value through multiplication unit **418** using multiplexers **406** and **408**. These values are summed by addition unit **422**. The output

Docket No. AUS000104US1

is stored in constant unit **452**. The data flow for this operation is illustrated by paths **704**, **706**, and **708**. Turning now to **Figure 8**, an illustration of data flow used to calculate an OpenGL linear mode fog factor is depicted in accordance with a preferred embodiment of the present invention. In this mode of operation, the constants calculated are used to determine the fog factor. In calculating an OpenGL linear mode fog factor, constant3, a Z value, and constant2 are used. The number of operations and the complexity of the hardware required to generate the fog factor are reduced. With multiple operations using the same constants, a performance increase is achieved with reduced hardware because less calculations are required after the initial determination of the constants.

The value received by fog factor generation unit **400** is a Z value, which is put into an absolute form through a manipulation of the sign bit using multiplexer **404**. Constant 2 is retrieved by constant unit **408** using multiplexer **402**. These two values are multiplied by multiplication unit **418**. The result is added with constant 3 from constant unit **450** at addition unit **422** through the use of multiplexers **406** and **408** to generate the fog factor, which is then sent to a clipping unit. The data flow for the generation of the OpenGL linear mode fog factor in fog factor generation unit **400** is illustrated in paths **800**, **802**, **804**, **806**, and **808**.

Turning now to **Figure 9**, a dataflow diagram used to calculate a graphIGS linear mode fog factor is depicted in accordance with a preferred embodiment of the present

Docket No. AUS000104US1

invention. In this mode of operation, the contents are used to determine a GRAPHIGS linear mode factor. As with calculating the OpenGL linear mode fog factor, the constants, previously calculated, are used in determining the fog factor. As with the other mode of operation for calculating an OpenGL linear mode fog factor, the number of operations and the complexity of the hardware required to generate this particular type of fog factor also are reduced.

The value received by fog factor generation unit **400** is a z value, which is put into absolute form through the manipulation of a sign bit using multiplexer **404**. This z value is multiplied with constant 5, which is received from constant unit **450** through multiplexer **402**. The values are multiplied together at multiplication unit **420** with the result being subtracted from constant 7. Constant 7 is retrieved from constant unit **452** using multiplexer **408**. Subtraction is carried out using addition unit **422** by changing the sign of multiplication unit **420**. This change in sign is accomplished using multiplexer **406** in these examples. The output of addition unit **422** is the fog factor and is sent on to a clipping unit. The dataflow for the generation of the GRAPHIGS linear mode is illustrated through paths **900**, **902**, **904**, **906**, and **908**. The calculation of this type of fog factor also shares logic units with those used in the calculation of constants.

As illustrated above, the calculations of constants use units, which are shared with those used in the fog calculation.

The viewport transformation equations for the OpenGL

Docket No. AUS000104US1

pipeline can also be reduced when one knows that Xbias, Ybias, Far, and Near also are expected to remain essentially constant.

$$X_{\text{constant}} = X_{\text{bias}} + 6 \times 2^{11}$$

$$\begin{aligned} X_{\text{window}} &= X_{\text{scale}} * X_{\text{ndc}} + X_{\text{bias}} + 6 \times 2^{11} \\ &= X_{\text{scale}} * X_{\text{ndc}} + X_{\text{constant}} \end{aligned}$$

$$Y_{\text{constant}} = Y_{\text{bias}} + 6 \times 2^{11}$$

$$\begin{aligned} Y_{\text{window}} &= Y_{\text{scale}} * Y_{\text{ndc}} + Y_{\text{bias}} + 6 \times 2^{11} \\ &= Y_{\text{scale}} * Y_{\text{ndc}} + Y_{\text{constant}} \end{aligned}$$

$$Z_{\text{constant1}} = \text{Far} - \text{Near}$$

$$Z_{\text{constant2}} = \text{Far} + \text{Near}$$

$$Z_{\text{constant3}} = 0.5 * Z_{\text{constant1}}$$

$$Z_{\text{constant4}} = 0.5 * Z_{\text{constant2}}$$

$$Z_{\text{constant5}} = Z_{\text{constant4}} + 1.25 \times 2^{28}$$

$$\begin{aligned} Z_{\text{window}} &= 0.5 * (\text{Far} - \text{Near}) * Z_{\text{ndc}} + 0.5 * (\text{Far} + \text{Near}) \\ &\quad + 1.25 \times 2^{28} \\ &= 0.5 * Z_{\text{constant1}} * Z_{\text{ndc}} + 0.5 * Z_{\text{constant2}} + 1.25 \times 2^{28} \\ &= Z_{\text{constant3}} * Z_{\text{ndc}} + Z_{\text{constant4}} + 1.25 \times 2^{28} \\ &= Z_{\text{constant3}} * Z_{\text{ndc}} + Z_{\text{constant5}} \end{aligned}$$

Turning now to **Figure 10**, a logic diagram of a viewport transformation unit is depicted in accordance with a preferred embodiment of the present invention. Viewport transformation unit **1000** is an example of an implementation of viewport transformation unit **326** in

Docket No. AUS000104US1

Figure 3. Viewport transformation unit **1000** receives a vertex from a processing element, such as perspective divide unit **324** in **Figure 3**. In this example, the viewport transformation illustrated implements equations for an OpenGL viewport transformation. Viewport transformation unit **1000** includes multiple modes of operation. One or more modes of operation in this viewport transformation unit include calculating constants for the viewport transformation, while another mode of operation is used to perform the viewport transformation operation.

Register **1002** holds an example of vertex information for a vertex received by viewport transformation unit **1000**. Multiplexers **1004**, **1006**, and **1008** are used to select data from different sources for performing viewport transformation operations. Multiplexer **1004** selects values from variables X, Y, and Z values in vertex **1002**, as well as from other components in viewport transformation unit **1000**. Multiplexer **1006** is used to select values from registers **1020**. Additionally, multiplexer **1006** also may include logic to change the sign of a value by manipulating the bit associated with the sign of the value. Multiplexer **1006** also is configured to output a constant value, such as, for example, 0.5 for use calculations within viewport transformation unit **1000**. Further, multiplexer **1006** includes multiple outputs to allow for selection of multiple values to be sent to other components simultaneously. Multiplexer **1008** is used to select values from different components within viewport

Docket No. AUS000104US1

transformation unit **1000**.

Latches **1010**, **1012**, and **1014** are used to hold data selected by the multiplexers until an operation occurs. Multiplication unit **1016** and addition unit **1018** are used in calculating constants, as well as in performing viewport transformation operations. These units are shared by both operations involving calculations of constants, as well as in performing viewport transformations.

Registers **1020** are used to store constants, as well as other information used in performing viewport transformation operations. Register **1022** is used to receive X, Y, and Z values. FIFOs **1024**, **1026**, and **1028** are used to hold transformed data, as well as other information to be passed on to the next processing element, which is, in this example, vertex funnel unit **328** in **Figure 3**.

In these examples, only the X, Y, and Z values are used from vertex **1002**. The other portions or fragments of vertex **1002** are passed directly to FIFO **1028** for recombination with transformed values in FIFO **1026**. Turning now to **Figure 11**, an illustration of data flow used to calculate a Zconstant1 and a Zconstant2 for use in a viewport transformation operation is depicted in accordance with a preferred embodiment of the present invention. In this example, viewport transformation unit **1000** is in a mode of operation to calculate constants Zconstant1 and Zconstant2. Zconstant1 is calculated by selecting the values for the variables Far and Near from registers **1020** through multiplexer **1006**. The sign of the value for the Near variable is reversed to perform a

Docket No. AUS000104US1

subtraction of these two values at addition unit **1018**. The result is stored in registers **1020** for later use in performing the viewport transformation operation.

The value for Zconstant2 is determined by selecting the values for the variable Far and Near from registers 1020. In this case, no changes to the sign for the value for Near is made. These two values are summed at addition unit **1018** with the resulting value being stored in registers **1020**. The data flow for these calculations are illustrated by paths **1100**, **1102**, and **1104**.

Turning now to **Figure 12**, an illustration of data flow used to calculate a Zconstant3 and a Zconstant4 for use in a viewport transformation operation is depicted in accordance with a preferred embodiment of the present invention. In this example, viewport transformation unit **1000** is configured to calculate the values for Zconstant3 and Zconstant4. Zconstant3 is determined by selecting the value for Zconstant1 from registers **1020** and outputting value of 0.5 from multiplexer **1006**. These two values are multiplied together at multiplication unit **1016** with the result being stored in registers **1020** as Zconstant3.

A similar operation is performed to obtain the value for Zconstant4. In this case, the value for Zconstant2 is selected from registers **1020** using multiplexer **1006**. Additionally, the value 0.5 is also generated by multiplexer **1006**. These two values are multiplied together by multiplication unit **1016** with the result being stored in registers **1002** as Zconstant4. The data flow for these operations are illustrated by paths **1200**,

Docket No. AUS000104US1

1202, and **1204**. In these examples, Zconstant5 is not calculated but is applied through shifting the decimal point of the data.

Turning next to **Figure 13**, an illustration of data flow used to perform a viewport transformation operation is depicted in accordance with a preferred embodiment of the present invention. In this example, viewport transformation unit **1000** is in a mode of operation used to perform a viewport transformation operation using the constants determined previously.

The viewport transformation operation is performed by retrieving the Z value from vertex **1002**, Zconstant3, and Zconstant5. The Z value is obtained using multiplexer **1004**, while Zconstant3 and Zconstant5 are obtained using multiplexer **1006**. Zconstant3 and the Z value are multiplied together at the multiplication unit **1016**. The result of this operation is sent to addition unit **1018** through multiplexer **1008** to be added to Zconstant5. The output of addition unit **1018** is a viewport transformation of the Z value. This transformed value is sent through FIFOs **1024** and **1026** for transport to the next processing element, which in this case, is vertex funnel unit **328** in **Figure 3**.

The data flow for this viewport transformation operation is illustrated through paths **1300**, **1302**, **1304**, **1306**, **1308**, and **1310**. As can be seen, the data flows for performing the viewport transformation share components used in calculating the constants. Additionally, further viewport transformations also may use the same constants. With these situations, the number of operations used to

Docket No. AUS000104US1

perform a viewport transformation is reduced in addition to simplifying the complexity of this processing unit. In these examples, only the Z value is illustrated. Similar calculations in transformations are performed for X and Y values in the vertex.

Thus, the present invention provides an improved method and apparatus for implementing graphics functions in processing elements. This advantage includes increased performance through the reduction in size and complexity of the hardware and operations used to perform the functions. The optimization of these processing elements involves identifying variables that are essentially constant and using these identifications to simplify equations for functions. In these cases, the identified variables are typically constant for a long period of time. Multiple calculations may be performed using the same constants.

Consequently, simplifying the equations used to perform the operation and implementing the simplified equations in the processing elements reduces the complexity of these elements. Further, shared logic elements, such as, for example, addition units and multiplication units are present in which these units are used both to calculate constants and perform the operation. This configuration also reduces the complexity of the processing elements. The constants are determined once and stored in registers and reused as long as the values for these constants do not change for the operation being performed by the processing element.

It is important to note that while the present invention has been described in the context of a fully

Docket No. AUS000104US1

functioning data processing system, those of ordinary skill in the art will appreciate that the processes of the present invention are capable of being distributed in the form of a computer readable medium of instructions for execution in a computer and a variety of forms and that the present invention applies equally regardless of the particular type of signal bearing media actually used to carry out the distribution. Examples of computer readable media include recordable-type media, such as a floppy disk, a hard disk drive, a RAM, CD-ROMs, DVD-ROMs, and transmission-type media, such as digital and analog communications links, wired or wireless communications links using transmission forms, such as, for example, radio frequency and light wave transmissions. The computer readable media may take the form of coded formats that are decoded for actual use in a particular data processing system.

The description of the present invention has been presented for purposes of illustration and description, and is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. For example, although the depicted embodiments illustrate the processing of graphics data for display on a display device, the mechanisms of the present invention may be applied to processing of graphics data for output on other types of media, such as a hard copy of an image generated by a printer. Additionally, although a particular configuration of processing elements is illustrated, the mechanism of the present invention may be applied to other configurations of processing elements

Docket No. AUS000104US1

and to other types of processing elements and equations other than those shown above.

The illustrated processes used to simplify the equations and selected the logic elements to implement operations using the simplified equations also may be implemented within a data processing system as computer implemented instructions. The embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.

Docket No. AUS000104US1

CLAIMS:

What is claimed is:

1. An apparatus for optimizing processing of graphics data, the apparatus comprising:

a plurality of logic units, wherein the plurality of logic units are used to perform a graphics operation in which a set of constants is required for the graphics operation;

a first set of connections connecting the plurality of logic units to each other, wherein the first set of connections are used to configure the plurality of logic units to determine the set of constants; and

a second set of connections connecting the plurality of logic units, wherein the second set of connections configure the plurality of logic units to perform the graphics operation in which the graphics operation using the constants is determined through the first set of connections.

2. The apparatus of claim 1, wherein the first set of connections and the second set of connections include common connections.

3. The apparatus of claim 1, wherein the graphics operation is a generation of a fog factor.

4. The apparatus of claim 1, wherein the graphics operation is a viewport transformation.

5. The apparatus of claim 1, wherein the constants are stored in a memory.

Docket No. AUS000104US1

6. The apparatus of claim 1, wherein the constants are stored in a set of registers.

7. The apparatus of claim 1, wherein the apparatus is a graphics adapter.

8. The apparatus of claim 1 further comprising:

a storage unit, wherein the set of constants are stored in the storage unit such that redetermination of the set of constants for subsequent graphics operations is unnecessary until the set of constants change.

9. The apparatus of claim 8, wherein the storage is a set of registers.

10. A graphics pipeline comprising:

an input, wherein the input receives graphics data;

an output, wherein the output transmits processed graphics data; and

a plurality of stages, wherein a first stage within the plurality of stages is connected to the input and a last stage within the plurality of stages is connected to the output, wherein a selected stage within the plurality of stages includes a plurality of modes of operation including:

a first mode of operation in which the selected stage is configured to determine constants for use in performing a graphics operation; and

a second mode of operation in which the selected stage is configured to perform the graphics

Docket No. AUS000104US1

operation using the constants.

11. The graphics pipeline of claim 10, wherein the constants are stored in a storage device.

12. The graphics pipeline of claim 11, wherein the storage device is a set of registers.

13. The graphics pipeline of claim 10, wherein the selected stage is a fog factor generation unit.

14. The graphics pipeline of claim 10, wherein the selected stage is a viewport transformation unit.

15. The graphics pipeline of claim 10, wherein the output is connected to a raster engine.

16. The graphics pipeline of claim 15, wherein the input is connected to the raster engine.

17. The graphics pipeline of claim 16, wherein the input and the output are located in a raster interface unit.

18. The graphics pipeline of claim 10, wherein the selected stage includes comprising:

a storage unit, wherein the constants determined in the first mode of operation are stored in the storage unit such that redetermination of the constants for subsequent performance of the graphics operation is unnecessary until the set of constants change.

Docket No. AUS000104US1

19. A method for optimizing graphics processing functions in a data processing system, the method comprising:

identifying a variable from a set of variables for an equation, wherein an operation using the equation is to be implemented in a processing element and wherein the variable remains constant for a period of time;

reducing the set of variables by the variable in the equation to form a simplified equation, wherein the variable is treated as a constant; and

selecting a set of logic elements for the processing element, wherein the logic elements are used to both determine the constant and to perform the operation using the simplified equation.

20. The method of claim 19, wherein the operation is a generation of a fog factor.

21. The method of claim 19, wherein the operation is a viewport transformation.

22. A graphics adapter comprising:

an input configured to receive graphics data;

a frame buffer, wherein processed graphics data is stored for display;

a raster engine connected to the input and to the frame buffer, wherein the raster engine rasterizes the processed graphics data for display,

a geometry engine connected to the raster engine, wherein the geometry engine receives graphics data from the raster engine, processes the graphics data to form

Docket No. AUS000104US1

the processed graphics data, and returns the processed graphics data to the raster engine and wherein the geometry engine includes a set of processing elements in which at least one processing element within the set of processing elements includes a set of logic units, in which the set of logic units is used to perform an operation on the graphics data using an equation and wherein a portion of the set of logic units is used to determine at least one constant for the equation used in the operation.

23. The graphics adapter of claim 22, wherein the at least one processing element includes a storage to store the constant determined by the portion of the set of logic units such that redetermination of the at least one constant for additional operations on other graphics data is unnecessary until the at least one constant changes.

24. A data processing system for optimizing graphics processing functions, the data processing system comprising:

identifying means for identifying a variable from a set of variables for an equation, wherein an operation using the equation is to be implemented in a processing element and wherein the variable remains constant for a period of time;

reducing means for reducing the set of variables by the variable in the equation to form a simplified equation, wherein the variable is treated as a constant; and

selecting means for selecting a set of logic

Docket No. AUS000104US1

elements for the processing element, wherein the logic elements are used to both determine the constant and to perform the operation using the simplified equation.

25. The data processing system of claim 24, wherein the operation is a generation of a fog factor.

26. The data processing system of claim 24, wherein the operation is a viewport transformation.

27. A computer program product in a computer readable medium for optimizing graphics processing functions in a data processing system, the computer program product comprising:

first instructions for identifying a variable from a set of variables for an equation, wherein an operation using the equation is to be implemented in a processing element and wherein the variable remains constant for a period of time;

second instructions for reducing the set of variables by the variable in the equation to form a simplified equation, wherein the variable is treated as a constant; and

third instructions for selecting a set of logic elements for the processing element, wherein the logic elements are used to both determine the constant and to perform the operation using the simplified equation.

Docket No. AUS000104US1

ABSTRACT OF THE DISCLOSURE

METHOD AND APPARATUS FOR HARDWARE OPTIMIZATION OF GRAPHICS PIPELINE FUNCTIONS

A method and apparatus for optimizing processing of graphics data. An equation for use in processing graphics data is simplified by identifying variables in the equation that remain constant over a set of repeated operations. This simplified equation is implemented in a processing unit containing logic units, wherein the logic units are used to perform a graphics operation in which a set of constants is required for the graphics operation. A first set of connections is present in which these connections connect the logic units to each other, wherein the first set of connections are used to configure the plurality of logic units to determine the set of constants. A second set of connections connecting the logic units are present. This set of connections is used to configure the logic units to perform the graphics operation in which the graphics operation using the constants determined through the first set of connections.

Figure 1
AUS000104US1




Figure 2
AUS000104US1





Figure 3

AUS000104US1

300

302






Figure 5

AUS000104US1




Figure 6
AUS000104US1




Figure 7

AUS000104US1




Figure 8
AUS000104US1




Figure 9
AUS000104US1

Figure 10

AUS000104US1

1000





Figure 11

AUS000104US1



AUS000104US1



[illegible]

Figure 13

AUS000104US1



**DECLARATION AND POWER OF ATTORNEY FOR
PATENT APPLICATION**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

Method And Apparatus For Hardware Optimization Of Graphics Pipeline Functions **JAW**

the specification of which (check one)

☒ is attached hereto.

___ was filed on _____
as Application Serial No. _____
and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):	Priority Claimed
_____	___ Yes___ No
(Number)	(Country) (Day/Month/Year)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

_____	_____	_____
(Application Serial #)	(Filing Date)	(Status)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

John W. Henderson, Jr., Reg. No. 26,907; Thomas E. Tyson, Reg. No. 28,543; James H. Barksdale, Jr., Reg. No. 24,091; Casimer K. Salys, Reg. No. 28,900; Robert M. Carwell, Reg. No. 28,499; Douglas H. Lefevre, Reg. No. 26,193; Jeffrey S. LaBaw, Reg. No. 31,633; David A. Mims, Jr., Reg. 32,708; Volel Emile, Reg. No. 39,969; Anthony V. England, Reg. No. 35,129; Leslie A. Van Leeuwen, Reg. No. 42,196; Christopher A. Hughes, Reg. No. 26,914; Edward A. Pennington, Reg. No. 32,588; John E. Hoel, Reg. No. 26,279; Joseph C. Redmond, Jr., Reg. No. 18,753; Marilyn S. Dawkins, Reg. No. 31,140; Mark E. McBurney, Reg. No. 33,114; Duke W. Yee, Reg. No. 34,285; Colin P. Cahoon, Reg. No. 38,836; Rudolph J. Buchel, Reg. No. 43,448; Stephen R. Loe, Reg. No. 43,757; Stephen J. Walder, Reg. No. 41,534; Charles D. Stepps, Jr., Reg. No. 45,880; and Stephen R. Tkacs, Reg. No. P-46,430.

Send correspondence to: Duke W. Yee, Carstens, Yee & Cahoon, LLP, P.O. Box 802334, Dallas, Texas 75380 and direct all telephone calls to Duke W. Yee, (972) 367-2001

FULL NAME OF SOLE OR FIRST INVENTOR: Jeffrey Allan Whaley

INVENTORS SIGNATURE: Jeffrey Allan Whaley DATE: 4/17/2000

RESIDENCE: 13012 Hunters Chase Drive
Austin, Texas 78729-6413

CITIZENSHIP: United States

POST OFFICE ADDRESS: SAME AS ABOVE